These pages attempt to provide a specification and an implementation of a hardware abstraction layer.